

CONVENOR Dr.D. NAJUMNISSA JAMAL DEAN(SECS) Dr. C. THARINI, Professor & Head/ECE

COORDINATORS Dr.V.Jeanshilpa,AP/ECE MS.S.Anusooya,AP/ECE MS.R.Anitha,AP(SG)/ECE Contact:9841721102 mail id: jeanshilpa@crescent.education

TRAINING FEE RS.250/-THROUGH GPAY @9841721102

Who can attend : UG & PG students, Faculty,Research scholars and Industry People Last date for Registration: 27.04.2021









Department of Electronics and Communication Engineering

&

Entuple Technologies ,Bangalore Jointly Organizes

"ONLINE TRAINING ON FULL CUSTOM AND SEMI CUSTOM DESIGN FLOW IN VLSI USING CADENCE TOOLS"

ON 29.04.2021 & 30.04.2021

DAY-1: SEMI CUSTOM DESIGN FLOW	DAY-2: FULL CUSTOM DESIGN FLOW
 Cadence Design Flow Overview of features & new tools Functional Verification flow using Incisive RTL Synthesis & DFT flow using Genus PD flow with Innovus STA with Tempus Static & Dynamic Power Analysis with Voltus Logical Equivalence Check with Conformal 	 Schematic Capture using Virtuoso Schematic Editor Functional Simulation using Spectre Schematic driven Layout Design using Virtuoso Layout Editor Physical Verification which includes DRC & LVS using Assura Parasitic Extraction Post Layout Simulation Generation of GDSII

Session will be handled by Industrial experts from Entuple Technologies



Registration Link: https://forms.gle/Bv7kWbrghjQn2PU1A

